Design Verification Engineer Job at Cirrus Logic, Austin, TX

ZEdvTnVDNFF5dmxBbHNkdElFTkdPK09pSnc9PQ==
  • Cirrus Logic
  • Austin, TX

Job Description

Austin, Texas / Chandler, Arizona / Greensboro, North CarolinaHardware & Software – Hardware /Full Time /HybridFor over four decades, Cirrus Logic has been propelled by the top engineers in mixed-signal processing. Our rockstar team thrives on solving complex challenges with innovative end-user solutions for the world's top consumer brands. Cirrus Logic is also known for its award-winning culture, which was built on a foundation of inclusion and fairness, meaningful community engagement, and delivering enjoyable employee experiences at every turn. But we couldn’t do it without our extraordinary workforce – and that’s where you come in. Join our team and help us continue to make Cirrus Logic an exceptional place to grow your career! We are seeking an experienced and innovative Design Verification Engineer to join a world-class silicon design verification team. This role partners closely with digital and analog designers, systems and applications engineers, firmware/software teams, and manufacturing test to deliver high-quality mixed-signal IC solutions. You will be responsible for end-to-end functional verification across block-level and chip-level designs, contributing to advanced verification methodologies and infrastructure.This position offers exposure to multiple verification domains including UVM-based testbench development, formal verification, hardware emulation/acceleration, gate-level simulations, and software-driven verification in a highly collaborative and technically rigorous environment. Responsibilities: Develop comprehensive verification plans aligned with design and system requirements.Perform functional verification of custom mixed-signal ASICs at block and chip level.Design and implement UVM-based testbenches, including infrastructure, scoreboards, checkers, and assertions.Create directed and constrained-random test suites to ensure robust functional coverage.Implement, analyze, and drive functional and code coverage, including coverage closure.Conduct failure analysis, regression triage, and debug, resolving functional and timing-related issues.Run and debug gate-level simulations, including timing violations and back-annotation issues.Develop and maintain digital and mixed-signal behavioral models to support verification.Support verification flow and infrastructure development, including regressions and automation.Collaborate cross-functionally with digital/analog design, systems, applications, firmware/software, and manufacturing test teams.Contribute to both pre-silicon verification and post-silicon validation efforts.Proactively improve verification methodologies, processes, and best practices.Required Knowledge, Skills, and Experience:Bachelor’s, Master’s, or PhD in Electrical Engineering, Computer Engineering, or a related field.Bachelor’s with 2+ years of relevant experience.Master’s with 0+ years of relevant experience.Significant industry experience in silicon design and/or ASIC verification.Strong proficiency with HDLs: Verilog and/or VHDL.Strong proficiency with HVLs: SystemVerilog with UVM (or OVM/AVM/Vera).Solid understanding of digital design principles and system architecture.Hands-on experience with:Testbench architecture and stimulus generationRegression execution and debugCoverage analysis and closureAbility to work effectively in a cross-disciplinary, team-oriented environment.Preferred Knowledge, Skills, and Experience:Experience verifying mixed-signal ASICs in complex SoC environments.Knowledge of signal processing concepts relevant to mixed-signal designs.Experience with SystemVerilog Assertions (SVA).Exposure to or hands-on experience with:Formal verificationHardware emulation or accelerationSoftware-driven verificationDemonstrated ability to evaluate, debug, and improve verification flows and methodologies.#LI-Hybrid#LI-EK1#HOTTExport control restrictions based upon applicable laws and regulations would prohibit candidates who are nationals of certain embargoed countries from working in this position without Cirrus Logic first obtaining an export license. Candidates for this role must be able to access technical data without a requirement for an export license. We are unable to sponsor or obtain export licenses for this role.Cirrus Logic strives to select the best qualified applicant for any opening. Different approaches, ideas and points of view are both valued and respected. Employment decisions are made on the basis of job-related criteria without regard to race, color, religion, sex, national origin, age, protected veteran or disabled status, genetic information, or any other classification protected by applicable law.

Job Tags

Full time

Similar Jobs

VDart

Jira Administrator Job at VDart

 ...Role: Jira AdministratorLocation: Austin (Texas)ContractMandatory Skills: Automation, Scripting & Agentic AIKey Responsibilities Jira Platform Administration Manage and evolve Jira Cloud configurations (projects, workflows, schemes, permissions, automation rules)... 

Tower Health

Genetics, Pediatric Geneticist Job at Tower Health

 ...evaluations and consultations for: \n \n \n Birth Defects \n \n Chronic Diseases \n \n Developmental Delays \n \n Family History of Genetic Disorders \n \n Intellectual Disabilities \n \n Suspected Genetic Abnormalities \n \n We also offer... 

All Weather Seal of West Michigan Inc

Call Center Representative (onsite) Job at All Weather Seal of West Michigan Inc

 ...Description: All Weather Seal of West Michigan is hiring motivated Call Center Representatives to join our growing outbound call center....  ...Pay + Uncapped Performance Bonuses) Paid Training No experience required Performance-Based Bonuses with Unlimited Earning... 

AMD

Design Verification Engineer Job at AMD

 ...enterprise environments, including Goldman Sachs, IBM Cloud, Microsoft Azure, and Oracle.THE PERSON:We are seeking a highimpact Design Verification Engineer with strong technical depth, ownership, and the ability to drive verification closure on complex, highperformance ASIC... 

Holland America-Princess (Holland America Dawson City Inn)

Tour Operations Manager Job at Holland America-Princess (Holland America Dawson City Inn)

 ...JuneauTour Operations Manager$25.00 - $30.00 / hourJOB TITLE: Manager, Tour OperationsLOCATION: Juneau, AlaskaPAY: Hourly OR Exempt Salary with seasonal bonus and health/retirement benefits (dependent on experience)SCHEDULE: Beginning seasonal and then possibly leading...